 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Preliminary Data Sheet No. PD60162J IR2106/IR21064 IR2107/IR21074 HIGH AND LOW SIDE DRIVER Features * Floating channel designed for bootstrap operation * * * * * * * * Product Summary VOFFSET IO+/VOUT ton/off (typ.) Delay matching 600V max. 120 mA / 250 mA 10 - 20V 180 ns 50 ns Fully operational to +600V Tolerant to negative transient voltage dV/dt immune Gate drive supply range from 10 to 20V Undervoltage lockout for both channels 5V Schmitt triggered input logic Matched propagation delay for both channels Logic and power ground +/- 5V offset. Lower di/dt gate driver for better noise immunity Outputs in phase with inputs (IR2106/IR21064) Outputs out of phase with inputs (IR2107/IR21074) Description The IR2106/IR21064/IR2107/IR21074 are high voltage, high speed power MOSFET and IGBT drivers with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 volts. Packages 14 Lead SOIC 8 Lead SOIC 8 Lead PDIP 14 Lead PDIP Typical Connection up to 600V V CC VCC HIN HIN LIN LIN VB HO VS LO TO LOAD HIN/HIN LIN/LIN COM up to 600V IR21064/IR21074 IR2106/IR2107 VCC HIN HIN LIN LIN HO V CC HIN/HIN LIN/LIN VB VS TO LOAD V SS V SS COM LO IR2106/IR21064/IR2107/IR21074 Absolute Maximum Ratings Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Symbol VB VS VHO VCC VLO VIN VSS dVS/dt PD Definition High side floating absolute voltage High side floating supply offset voltage High side floating output voltage Low side and logic fixed supply voltage Low side output voltage Logic input voltage (HIN & LIN - IR2106/IR21064) (HIN & LIN - IR2107/IR21074) Logic ground (IR21064/IR21074 only) Allowable offset supply voltage transient Package power dissipation @ TA +25C (8 lead PDIP) (8 lead SOIC) (14 lead PDIP) (14 lead SOIC) Min. -0.3 VB - 25 VS - 0.3 -0.3 -0.3 VSS - 0.3 VCC - 25 -- -- -- -- -- -- -- -- -- -- -50 -- Max. 625 VB + 0.3 VB + 0.3 25 VCC + 0.3 VCC + 0.3 VCC + 0.3 50 1.0 0.625 1.6 1.0 125 200 75 120 150 150 300 Units V V/ns W RthJA Thermal resistance, junction to ambient (8 lead PDIP) (8 lead SOIC) (14 lead PDIP) (14 lead SOIC) C/W TJ TS TL Junction temperature Storage temperature Lead temperature (soldering, 10 seconds) C Recommended Operating Conditions The Input/Output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The VS and VSS offset rating are tested with all supplies biased at 15V differential. Symbol VB VS VHO VCC VLO VIN VSS TA Definition High side floating supply absolute voltage High side floating supply offset voltage High side floating output voltage Low side and logic fixed supply voltage Low side output voltage Logic input voltage (HIN & LIN - IR2106/IR21064) (HIN & LIN - IR2107/IR21074) Logic ground (IR21064/IR21074 only) Ambient temperature Min. VS + 10 Note 1 VS 10 0 VSS -5 -40 Max. VS + 20 600 VB 20 VCC VCC 5 125 Units V C Note 1: Logic operational for VS of -5 to +600V. Logic state held for VS of -5V to -VBS. 2 www.irf.com IR2106/IR21064/IR2107/IR21074 Dynamic Electrical Characteristics VBIAS (VCC, VBS) = 15V, VSS = COM, CL = 1000 pF, TA = 25C. Symbol ton toff MT tr tf Definition Turn-on propagation delay Turn-off propagation delay Delay matching, HS & LS turn-on/off Turn-on rise time Turn-off fall time Min. -- -- -- -- -- Typ. 180 170 0 150 50 Max. Units Test Conditions 270 250 50 220 80 nsec VS = 0V VS = 0V VS = 0V VS = 0V or 600V Static Electrical Characteristics VBIAS (VCC , VBS ) = 15V, VSS = COM and TA = 25C unless otherwise specified. The VIL, VIH and IIN parameters are referenced to VSS/COM and are applicable to the respective input leads: HIN and LIN (IR2106/IR21064) and HIN and LIN (IR2107/IR21074). The VO, IO and Ron parameters are referenced to COM and are applicable to the respective output leads: HO and LO. Symbol VIH VIL VOH VOL ILK IQBS IQCC IIN+ IINVCCUV+ VBSUV+ VCCUVVBSUVVCCUVH VBSUVH IO+ IO- Definition Logic "1" input voltage (IR2106/IR21064) Logic "0" input voltage (IR2107/IR21074) Logic "0" input voltage (IR2106/IR21064) Logic "1"input voltage (IR2107/IR21074) High level output voltage, VBIAS - VO Low level output voltage, VO Offset supply leakage current Quiescent VBS supply current Quiescent VCC supply current Logic "1" input bias current Logic "0" input bias current Min. Typ. Max. Units Test Conditions 2.7 -- -- 0.8 0.3 -- 60 120 5 -- 0.8 1.4 0.6 50 150 240 20 mA A V VCC = 10V to 20V VCC = 10V to 20V IO = 20 mA IO = 20 mA VB = VS = 600V VIN = 0V or 5V VIN = 0V or 5V VIN = 5V (IR2106(4)) VIN = 0V (IR2107(4)) -- 1 8.9 8.2 0.7 200 350 2 9.8 9.0 V 0.3 120 250 -- -- -- mA VO = 0V, PW 10 s VO = 15V, PW 10 s VIN = 0V (IR2106(4)) VIN = 5V (IR2107(4)) -- -- -- -- 20 50 -- VCC and VBS supply undervoltage positive going threshold VCC and VBS supply undervoltage negative going threshold Hysteresis Output high short circuit pulsed current Output low short circuit pulsed current 8.0 7.4 www.irf.com 3 IR2106/IR21064/IR2107/IR21074 Functional Block Diagram VB 2106 HIN VSS/COM LEVEL SHIFT HV LEVEL SHIFTER PULSE GENERATOR UV DETECT R PULSE FILTER R S Q HO VS VCC UV DETECT LO LIN VSS/COM LEVEL SHIFT DELAY COM VB 21064 HIN VSS/COM LEVEL SHIFT HV LEVEL SHIFTER PULSE GENERATOR UV DETECT R PULSE FILTER R S Q HO VS VCC UV DETECT LO LIN VSS/COM LEVEL SHIFT DELAY COM VSS 4 www.irf.com IR2106/IR21064/IR2107/IR21074 VB 2107 +5V HV LEVEL SHIFTER PULSE GENERATOR UV DETECT R PULSE FILTER R S Q HO HIN VSS/COM LEVEL SHIFT VS VCC +5V UV DETECT LO LIN VSS/COM LEVEL SHIFT DELAY COM VB 21074 +5V HV LEVEL SHIFTER PULSE GENERATOR UV DETECT R PULSE FILTER R S Q HO HIN VSS/COM LEVEL SHIFT VS VCC +5V UV DETECT LO LIN VSS/COM LEVEL SHIFT DELAY COM VSS www.irf.com 5 IR2106/IR21064/IR2107/IR21074 Lead Definitions Symbol Description HIN HIN LIN LIN VSS VB HO VS VCC LO COM Logic input for high side gate driver output (HO), in phase (IR2106/IR21064) Logic input for high side gate driver output (HO), out of phase (IR2107/IR21074) Logic input for low side gate driver output (LO), in phase (IR2106/IR21064) Logic input for low side gate driver output (LO), out of phase (IR2107/IR21074) Logic Ground (IR21064 and IR21074 only) High side floating supply High side gate drive output High side floating supply return Low side and logic fixed supply Low side gate drive output Low side return Lead Assignments 1 2 3 4 VCC HIN LIN COM VB HO VS LO 8 7 6 5 1 2 3 4 VCC HIN LIN COM VB HO VS LO 8 7 6 5 8 Lead PDIP 8 Lead SOIC IR2106 IR2106S 1 2 3 4 5 6 7 VCC HIN LIN VB HO VS VSS COM LO 14 13 12 11 10 9 8 1 2 3 4 5 6 7 VCC HIN LIN VB HO VS VSS COM LO 14 13 12 11 10 9 8 14 Lead PDIP 14 Lead SOIC IR21064 6 IR21064S www.irf.com IR2106/IR21064/IR2107/IR21074 1 2 3 4 VCC HIN LIN COM VB HO VS LO 8 7 6 5 1 2 3 4 VCC HIN LIN COM VB HO VS LO 8 7 6 5 8 Lead PDIP 8 Lead SOIC IR2107 IR2107S 1 2 3 4 5 6 7 VCC HIN LIN VB HO VS VSS COM LO 14 13 12 11 10 9 8 1 2 3 4 5 6 7 VCC HIN LIN VB HO VS VSS COM LO 14 13 12 11 10 9 8 14 Lead PDIP 14 Lead SOIC IR21074 IR21074S www.irf.com 7 IR2106/IR21064/IR2107/IR21074 8 Lead PDIP 01-3003 01 8 Lead SOIC 8 01-0021 08 www.irf.com IR2106/IR21064/IR2107/IR21074 14 Lead PDIP 01-3002 03 14 Lead SOIC (narrow body) www.irf.com 01-3063 00 9 IR2106/IR21064/IR2107/IR21074 HIN LIN HIN LIN HIN LIN HO LO Figure 1. Input/Output Timing Diagram HIN LIN 50% 50% 50% 50% ton tr 90% toff 90% tf HO LO 10% 10% HIN LIN Figure 2. Switching Time Waveform Definitions 50% 50% HIN LIN 50% 50% LO HO 10% MT 90% MT LO HO Figure 3. Delay Matching Waveform Definitions IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 IR EUROPEAN REGIONAL CENTRE: 439/445 Godstone Rd., Whyteleafe, Surrey CR3 0BL, United Kingdom Tel: ++ 44 (0) 20 8645 8000 IR JAPAN: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo, Japan 171-0021 Tel: 8133 983 0086 IR HONG KONG: Unit 308, #F, New East Ocean Centre, No. 9 Science Museum Road, Tsimshatsui East, Kowloon Hong Kong Tel: (852) 2803-7380 Data and specifications subject to change without notice. 3/18/2000 10 www.irf.com |
Price & Availability of IR2107
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |